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A ~ ~ ~ G ~  QF THE DISCLOSURE 
A process for fabricating, by a multi-step procedure, 
0n etched copper circuit board wherein discrete portions 
(conductor paths, terminal pads, etc.) thereof are COV- 
ered with a suitable metal coating. In the case where it 
is desirable to have the tonductor paths coated with gold 
and the terminal pads coated with solder plate: ( I )  a 
resist covered copper board is photographed under a 
positive film of the conductor paths, developed to bare 
the conductor path portions of the copper layer, plated 
with gold on the exposed copper layer, and processed to 
reprove the resist; (2) the board is again completely 
coated with resist, photographed under a positive film of 
the terminal pads, developed to expose only the terminal 
pads, plated with solder plate on the terminal pads, and 
processed to 'remove the resist; and (3)  the board for a 
final time is completely covered with resist, photographed 
under a negative of the overall circuit, developed so that 
the unprotected copper is etched away, and processed to 
remove the resist. 
The invention described herein may be manufactured 
and used by or for the Government of the United States 
of America for governmental purposes without the pay- 
ment of any royalties thereon or therefor. 
This invention Telates to a procedure for fabricating 
an etched copper circuit board. 
Etched copper circuit boards whose employment has 
become widespread in recent years offers the art a high 
degree of reliability and inexpensive fabrication. These 
circuit boards are used extensively in the electronic cir- 
cuitry of television, radio, telephone, and aerospace 
equipment. 
Typically the starting point in preparation of etched 
copper circuit boards is art work, e.g., a 4:l black tape 
replica of the entire circuit layed out on a transparent 
film (suitably Mylar). Then the art work is reproduced 
photographically as a positive film. Next a copper-clad 
board (the board usually being an epoxy-fiberglass lami- 
nate or a phenol-formaldehyde condensate [Bakelite] ) 
is coated with a photosensitive resist, then dried. The 
positive film of the circuit is then superimposed over the 
resist and exposed through an arc lamp. Thereafter the 
unexposed resist which corresponds to the circuit pattern 
is removed by development, baring the circuit. The cir- 
cuit, including terminal pads, plug-in terminals, etc., is 
then gold plated to prevent the copper from tarnishing 
and otherwise to protect the copper against a corrosive 
environment, after which the hardened resist is stripped 
from the board and the unwanted copper in the copper 
layer is etched away. During the etching step the gold 
plate serves as a maskant for the desired underlying cir- 
cuit pattern, protecting same. 
However, serious questions have been raised about 
the advisability of gold plate on the terminal pads, par- 
ticularly for the aerospace applications wherein a high 
level of reliability is essential. Assembly of the etched 
circuit boards into the overall unit normally involves 
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soldering connections to th gold plated terminals. Tests 
have shown that gold has a tendency to dissolve in the 
solder and form a brittle tin-gold intermetallic com- 
pound. The strength of the solder joint seems to decrease 
as the gold content of the gold-solder solution increases, 
creating a particularly harmful effect when the gold elec- 
trodeposits exceed a thickness of 1.25fi (0.0000S inch). 
When a requirement for gold-free soldered joints on 
gold plated etched circuit boards is made, it is not Un- 
common to mechanically remove the gold from the 
terminal pads )by abrasion, i.e., erase with an electric 
eraser. 
Aside even from the labor involved, this abrasion tech- 
nique suffers from serious intrinsic disadvantages. Valu- 
able gold is lost in the form of dust. Worst of all is the 
probability that the entire circuit will (be destroyed by 
cutting through or tearing off the terminal pads, or a 
printed line is erased, or the copper at  the terminal is 
abraded too thin for effective soldering, or holes are 
created in a conductor line or at a terminal pad. Among 
other advantages the present invention obviates the need 
for mechanical erasure of any gold plate. 
The principal object of the present invention is to 
provide a technique for making etched circuit boards 
surfaced with different met& at the conductor lines and 
on the terminal pads thereof, thereby obviating need for 
mechanical erasure. 
A further object of the invention i s  to provide a selec- 
tive plating procedure wherein two or more diverse metals 
may be plated on an etched circuit board. 
Further objects and advantages of the present inven- 
tion will be apparent from the description thereof which 
follows. 
Briefiy stated the present ihvention provides a method 
of making an etched circuit board from a laminated 
structure having a thin layer of copper #bonded to a sheet 
of insulating material by the following sequences: 
The copper side of the laminate is coated with a photo- 
sensitive resist. 
The resist is exposed under a positive fih w ~ c h  pic- 
tures the conductor pattern. 
The exposed resist is developed thereby e%#Og@ ulei 
copper paths of the conductor pattern. 
A metallic coating is plated on the exposed conductor 
pattern, the plate usually being gold electroplate. 
The hardened resist is removed from the capper layer. 
Next the copper layer is a second time completely 
coated with a photo-sensitive resist, 
This time the resist is exposed under a positive film 
which pictures only the terminall pad pattern associated 
with the circuit. 
The resist is developed to expose thereby only &e 
copper at  the terminal pad pattern. 
A different metal coating, e.g., solder plate, is plated 
on the terminal pad pattern. 
Thereafter the hardened resist is removed. 
Optionally present is a repetition of the selective plat- 
ing step of once again coating the copper layer with a 
photo-sensitive resist, exposing the resist under a p s i -  
tive film of a portion of the circuit which, for example, 
may be the plug-in terminals on the circuit, developing 
the resist to expose printed portion, then (rhodium) p 
ing the exposed areas, followed again by removing 
hardened resist. 
time with a photo-sensitive resist. 
the entire circuit. 
Lastly, the copper layer is coated for an additional 
This time the resist is exposed under a negative film of 
After etching the harden resist may be left on the 
circuit pattern until the board is ready for soldering at  
which time it can be easily removed with a suitable sol- 
vent. Also, the board is now ready for its final cleaning 
after which it is trimmed and holes are drilled in the ter- 
minal pads for component leads. 
As a particular advantage of the present invention, em- 
ployment of a last coat of resist to cover the plated area 
during the course of etching the superfluous copper elimi- 
nates any need for selecting an etchant which will not 
attack any of the diverse plated materials. Also, since the 
electrodeposits themselves are not relied upon to act as 
maskants, the possibility of pinholes in the plate can be 
ignored. The copper beneath any pinholes will be pro- 
tected from the etchant by the resist. 
For further understanding of the present invention 
reference is now made to the attached drawing and to the 
following more detailed description posed in terms of 
exemplary practices thereof, wherein: 
FIGURE 1 is a plan view of a printed circuit board 
as it appears at a mid point in the process showing the 
gold plated copper paths of the conductor pattern and in 
broken away partial view, showing the positive film of 
the terminal pad portion of the circuit superimposed 
thereover; 
FIGURE 2 is an enlarged fragmetltary plan view of 
the reverse side of an assembled etched circuit board; 
and 
FIGURE 3 is a section through l h e  3-3 on FIG- 
RE 2. 
STEP I 
The first step of the present procedure is the art work 
and preparation of the films oxi a suitable scale, e.g., a 
4 tq 1 scale. For the art work a separate transparent 
sheet is employed for each metal to be plated on the 
copper layer of the circuit board. Ruled semi-transparent 
Mylar sheeting is a preferred material for the art work. 
On one such clear sheet the terminal pads are laid out 
with black layout tape. On a second sheet the conductors 
are laid out with black layout tape. In the present ex- 
emplary circuit a third sheet is necessary, to lay out the 
plug-in terminals with black layout tape. The art work on 
the several sheets must, of course, be exactly to scale and 
in exact registry. Appropriate reference points or registry 
marks and positioning holes align the circuit component 
on each sheet into the overall circuit. Ultimately the 
marks or reference points 20 and position- 
are placed also on the copper clad circuit 
A separate positive film the same size as the circuit i s  
made of the art work on each sheet. For brevity the posi- 
tives of the conducts, the terminal pads, and the plug-in 
terminals will be referred to as positive A, B, C, respec- 
tively. 
An alternative technique can be used when art work 
facilities or materials are not available. An existing film 
of the circuit can be employed as follows: first three 
duplicate negatives are made from the existing film; then 
on one negative the terminal pads and plug-in terminals 
are masked off and a positive film prepared from this 
masked off negative (having only the connectors); on 
another negative the connectors and plug-in terminals are 
masked off and a positive prepared showing only the 
terminal pads; lastly the terminal pads and connectors 
are masked OR on the third negative and a positive made 
showing only the plug-in terminals. Again positives A, 
B, C and a negative of the entire circuit are available. 
STEP 
The second step involves marking the circuit off on the 
circuit board 10 which typically is a fiberglass laminate 
surfaced with a thin copper layer 12 adhesively secured 
thereto. Such boards are widely available, e.g., Micaply 
ica Corporation), Textolite (General Electric), Panel- 
yte (Panelyte Industrial Corporation). 
As a preliminary, the 
in registry and at  least one positioning hole 
therethrough, e&, with 
employed to place a pos 
Precut predrilled boards 10 are cleaned suitably e.g., 
by degreasing with trichloroethylene or perchlorethylene, 
then cleaned with a fine abrasive and a mild acid dip. 
Thereafter the copper layer is coated with a photo resist 
10 material, e.g., Kodak resist manufactured by Eastman 
Kodak Corporation, and the resist layer dried. One of 
the positive films, say positive A is superimposed on the 
board 10 employing a Teflon pin in pilot holes 18, then 
exposed to an arclight for approximately two-three min- 
15 utes, and thereafter developed in whatever fashion is rec- 
ommended for the particular photo resist film. Thereby 
only the circuit conductor lines 14 are bared, The remain- 
der of the copper layer 62 remains covered by hardened 
resist. 
The so developed board BO is immersed in a standard 
gold plating bath, e.g., the citric acid insoluble anode type, 
operated at 70" F., pH, 3.5-4, 1 oz. gold as metal per 
gallon, and a thin layer of gold (about O.OOO1 inch) eta-  
troplated thereon. The gold plated board is rinsed, then 
25 placed in a suitable solvent bath (e&, Unisol 199 supplied 
by the Telron Corporation) which removes the photo resist 
therefrom. 
The procedure is then repeated. That is, the board is 
cleaned and coated with photo resist exposed under a (dif- 
owever, this time posi- 
tive B containing only the terminal pads and reference 
marks is superimposed on the circuit board in exact regis- 
try using alignment pin openings 18 and registry markings 
20 in the manner shown in the partially broken awa 
35 FIGURE 2, wherein 11 is film B. The boundary lines 1 
for the completed circuit boa re made part of p i -  
tive A as were conductor lines 
After development of the exposed resist, the terminal 
pad portion of the printed circuit is bared so that when 
40 the board is plated according to standard plating practices 
with a different metal, e.g., is solder plated, only the 
terminal pad portions of the circuit are plated. Salder 
(60% t i n 4 0 %  lead) may be electroplated from a flue 
roboric acid solution containing S oz. tin as metal and 3.4 
oz. lead per gallon using 60-40 tin-lead anodes operated 
As before, the plated board is rinsed free of plating 
solution, then treated to remove the hardened resist, and 
the entire procedure repeated with positive C to nickel: 
(0.0005") then rhodium plate the plug-in terminal por- 
tions of the circuit. Once again the plating solution is 
rinsed off and the board treated to remove the haraened 
resist. 
Although it may well be appreciated that in many in- 
stances only two diverse metals are present on the surface 
of the printed circuit, the present exemplary circuit in- 
cludes still additional metals, e.g., nickel and rhodium 
which will be at 35 on FIGURE 1, and there is no real 
limit to the number of diverse metals which may be 
plated on the copper layer in forming the completed cir- 
8o cuit. Since the plated areas are otherwise protected dur- 
ing the final etch which completes formation of the ck- 
cuit, relative solubility of the plated metal in the etchant 
does not become a limitation on the availability of any 
particular metal for the circuit. 
STEP IIE 
j board 10. 
20 
30 ferent) positive, then developed. 
4G a t70"F.  
For the final time, the copper layer is coated ai& 
resist and the board is agai 
time, however, the negative 
70 superimposed over the board 
pilot holes 18. Development 
bares the unplated copper layer but covers the completely 
plated circuit. The board is then etched, as for example 
by immersion for two to three minutes in a 42" BaumB 
75 ferric chloride solution, a treatment which will etch away 
all of the bared copper leaving behind the resist covered (b) coating the copper a second time with B photo- 
circuit. No reliance is placed on the plate over the circuit sensitive resist, exposing the resist under a positive 
to act as an etch maskant. Actually the present pro- film of the terminal pad pattern associated with the 
cedure even contemplates leaving the resist on the board conductor pattern, developing the resist whereby 
to protect the circuit until the terminal pads are to be only the copper at the terminai pad pattern is ex- 
soldered to component leads and then removing the resist posed, then plating a metallic coating on the exposed 
only from the area to be soldered. Presence of such a terminal pad portion, the metallic coating being diE- 
resist coating over the circuit does not interfere with trim- ferent from the metallic coating on the conductor 
ming the board along lines 16 and drilling holes through pattern, thereafter removing the hardened resist; 
the terminal pads for component leads. FIGURES 2 and 10 (c) coating the copper a third time with a photosensi- 
3 show board PO after components such as resistors 38, tive resist, exposing the resist under a negative film 
capacitors 36, and transistor diodes 34, have been in- of the entire circuit, developing the resist whereby 
corporated into the etched circuit by soldering 21 leads the unplated portion of the copper layer is exposed, 
23 to terminal pads 19. leaving resist over the previously plated areas, then 
Mention has already been made that provision of a coat 15 etching the exposed coppr  away. 
of resist over the plated areas during the etching process 2. The process of claim 1 wherein the procedure of 
eliminates the need to select an etchant which will not steps (a)  and (b) is followed to plate still a third m d  
attack any of the plated metals because the Plated de- different metallic coating on &cted portions of 
posits do not themselves have to act as maskants. As copper. 
an added advantage the problem of pin holes in the plat- 20 
ing becomes almost immaterial because those portions are of the circuit underlying the pin holes are protected from 
the etchant by the resist. 
of specific metals on different areas of the circuit and 25 
to the use only of circuitry on one side of a board, 
it should be readily apparent, however, that the process 
may be extended to employment of both sides of the 
board as well as to plating in any fashion as many dif- 
ferent metals as described in any particular circuit. 30 portion done on an scale. 
Numerous variations in the procedure niay be readily 
devised by those skilled in the art within the spirit and 
scope of t h i s  invention. 
What is claimed is: 
1. The method of making an etched circuit board from 35 
a laminated structure having a layer of copper bonded 
to a sheet of insulating material which comprises the 
following sequence: 2,958,928 11/1960 Bain et al. --------- 29-154.5 
photosensitive resist, exposing the resist under a 40 3,169,063 2/1965 Johnston et ai. __-_-___ 96-27 
positive film of a conductor pattern, developing the 
resist whereby only the copper paths of the con- jACoB STEINBERG, Exexuminer 
ductor pattern are exposed, then plating a metallic 
coating on the exposed conductor pattern, thereafter 
removing the hardened resist; 
3. me process of claim 
4. The process of claim 
5. The process Of 
wherein steps (a) and (b) 
rein the conductor pa*s 
*e conductor pb 
While the above description has been specific to plating are gold plated and the te pads are solder plated. 
are gold plated, the terminal pads are solder plated, an 
P b - h  terminals are nkkel and dmdium plated. 
6. The process of claim 1 wherein each positive filnn 
is prepared from art work of the appropriate circuit 
wherein each positive film 
all but the desired cir~.Uir 
7. The process o 
is prepared by ma 
portion on a negative film of the entire circuit. 
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(a) coating the copper side of said laminate with a 3297,442 111967 Spiers -------------.. 9636.2 
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